REFERENCES:

[1] D. Kahng and M.M. Atalla, *The IRE Solid-State Device Research Conference*, Pittsburgh, PA., Carnegie Institute of Technology, June 1960.

[2] Moore, Gordon. "*Progress in Digital Integrated Electronics*", IEEE, IEDM Tech Digest, pp.11-13, 1975.

[3] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "*Design of Ion Implanted MOSFET's with Very Small Physical Dimensions*", IEEE Journal of Solid-State Circuits, Oct. 1974.

[4] V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, F. Baez, "*Reducing power in high performance microprocessors*", Proceedings of the 35th Annual Design Automation Conference, San Francisco, CA, pp. 732–737, 1998

[5] S. Chilstedt, C. Dong, and D. Chen, "*Carbon nanomaterials transistors and circuits, transistors: Types, materials and applications*", Nova Science Publishers, 2010.

[6] Y.-W. Son, M. L. Cohen, and S. G. Louie, "*Energy gaps in graphene nanoribbons"*, Physics *Rev. Letters,* 2006.

[7] Rehman Ashraf, Malgorzata Chrzanowska-Jeske, Siva G. Narendra, "*Carbon Nanotube Circuit Design Choices in the Presence of Metallic Tubes*", Circuits and Systems, IEEE International Symposium, pp. 18-21 May 2008.

[8] Ying-Yu Chen, Amit Sangai, Morteza Gholipour and Deming Chen, "*Graphene Nano-Ribbon Field-Effect Transistors as Future Low-Power Devices*", IEEE-2013, Symposium on Low Power Electronics and Design, 978-1-4799-1235-3/13/ 2013 IEEE

[9] Sang Hoon Chae, Young Hee Lee "Carbon Nano Tubes and graphene towards soft electronics," Nano Convergence, pp.1-15, 2014

[10] G. Bewick, "*Fast Multiplication: Algorithm and Implementation*" PhD. Thesis, Stanford University, 1994

[11] Syed Ateequr Rahman, Gargi Khanna, "*Performance Metrics Analysis of Bit Array Multiplier Circuit Using 2-PADCL Logic*", Green Computing Communication and Electrical Engineering (ICGCCEE), DOI: 10.1109/ICGCCEE.2014.6922276, pp 1-5, 2014

[12] C.S.Wallace, "A suggestion for a fast multiplier", *IEEE Transactions on Electronics Computers*, vol. EC-13, pp. 14-17, Feb. 1964

[13] Yong-Bin Kim, "Review Paper: Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics", *Trans. Electr. Electron. Mater* (2009), 10(1) 21

[14] Lenin Gopal, Nor Syahira Mohd Mahayadin, Adib Kabir Chowdhury, Alpha Agape Gopalai and Ashutosh Kumar Singh, "*Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)*", IEEE International Conference on Computer, Communication and Control Technology, Langkawi, Kedah, Malaysia, September 2 - 4, 2014

[15] Ying-Yu Chen, Artem Rogachev, Amit Sangai, Giuseppe Iannaccone, Gianluca Fiori and Deming Chen, "*A SPICE-Compatible Model of Greaphene Nano-Ribbon Field-Effect Transistors Enabling Circuit-Level Delay and Power Analysis Under Process Variation*", EDAA, 978-3-9815370-0-0/DATE13/EDAA, 2013

[16] Abhijith A Bharadwaj, Immanuel Keith Soares, Madan H.R, H.V. Ravish Aradhya, "*Design and Performance Comparison of finFET, CNFET and GNRFET based 6T SRAM*", International Journal of Science and Research (IJSR), April 2015

[17] Takahashi Y, Gifu Univ, Fukuta Y, Sekine T, Yokoyama M, "*2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic*", Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference, ISBN: 1-4244-0387-1, pp 1484-1487, 4-7 Dec-2006

[18] H.V. Ravish Aradhya, B.V. Praveen Kumar, K.N. Muralidhara, "*Design of Control unit for Low Power AU Using Reversible Logic*", International Conference on Communication Technology and System Design, pp 631-638, Elsevier, 2011

[19] H.V. Ravish Aradhya, Madan H R, Megaraj T M, Suraj M S, Karthik R K, Muniraj R, "*GNRFET Based 8- bit ALU*", International Journal of Electronics and Communication Engineering (IJECE), ISSN: 2278-9914, pp.45-54, Jan-31-2016

[20] Neil H. E. Weste, "Nonideal I-V Effects", *CMOS VLSI Design- A Circuits and Systems Perspective*, 3rd edition, Pearson Education Inc.(2005), pp. 51-59

[21] Neil H. E. Weste, "Adder variants", *CMOS VLSI Design- A Circuits and Systems Perspective*, 3rd edition, Pearson Education Inc.(2005), pp. 329-330

[22] R. Uma, Vidya Vijayan, M. Mohanapriya, Sharon Paul, "Area, Delay and Power Comparison of Adder Topologie", *International Journal of VLSI design and Communication Systems (VLSICS),* (February 2012), Vol. 3, No.1, pp. 153-168

[23] Chanda M, Jain S, Sarkar C K, "*Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application*", Very Large Scale Integration (VLSI) Systems, IEEE Transactions, pp 2782-2790, Dec 2015

[24] Lipiansky, E. "*A Simple CPU Design*", Wiley-IEEE press, ISBN: 9781118414552, 2013

[25] Ying-Yu Chen, Amit Sangai, Morteza Gholipour, and Deming Chen, "*Graphene Nano-Ribbon Field effect transistors as future low power devices*", Symposium on Low power electronics and designs, IEEE, 2013

[26] Hsin-Lei Lin, "Design of a Novel Radix – 4 Booth Multiplier", the 2004 IEEE Asia – Pacific Conference on Circuit and Systems, December 2005

[27] Razaidi Hussin, Ali Yeon Md. Shakaff, Norina Idris, Zaliman Sauli, Rizalafande Che IIsmail, and Afzan Kamaraudin, "*An efficient modified Booth multiplier architecture*", International Conference on Electronic Design, 978-1-4244-2315- 6/08,IEEE, 2008

[28] S. R. Kuang, J. P. Wang, C.Y. Guo, "Modified Booth multipliers with a regular partial product array", IEEE Trans. Circuits Syst. II , vol. 56, pp.404 – 408, May 2009

[29] W. C. Yeh and C.-W. Jen, "High-speed Booth encoded parallel multiplier design", IEEE Trans. Comput., vol. 49, no. 7, pp. 692–701, Jul. 2000

[30] C.S. Wallace, "*A suggestion for fast multipliers*", IEEE Trans. Electronics Comput., vol. EC-13, pp.14-17, Feb.1964

[31] C. N.Marimuthu1, P. Thangaraj2,"*Low Power High Performance Multiplier*" ICGST-PDCS, Volume 8, Issue 1, December 2008

[32] Hsin-Lei Lin, Robert C. Chang, Ming-Tsai Chan, "*Design of a Novel Radix-4 Booth Multiplier*", IEEE Asia-Pacific Conference on Circuits and Systems, Vol.2, pp. 837-840, 2004

[33] Y.N. Ching, "*Low-power high-speed multipliers*", IEEE Transactions on Computers, vol. 54, no. 3, pp. 355-361, 2005

[34] Deepak, S. Kailath, B.J.,"*Optimized MAC unit design* ", Electron Devices and Solid State Circuit (EDSSC), IEEE, 2012

[35] O. Hasan and S. Kort, "Automated formal synthesis of Wallace tree multipliers", in Proceedings of 50th Midwest Symposium on Circuits Systems, pp. 293–296, 2007

[36] Rajender Kumar, Sandeep Dahiya, "Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment", *International Journal of Engineering Science and Innovative Technology (IJESIT)*, Volume 2, Issue 4, July 2013

[37] Wakerly, J.F., 2006. Digital Design-Principles and Practices. 4th Edition, Pearson Prentice Hall

[38] A. Sertbas and R.S. Özbey, "A performance analysis of classified binary adder architectures and the VHDL simulations", J. Elect. Electron. Eng., Istanbul, Turkey, vol. 4, pp. 1025-1030, 2004

[39] N. R. Strader and V. T. Rhyne, "A canonical bit-sequential multiplier," *IEEE Transactions on Computational Engineering*, vol. C-31, no. 8, pp. 791–795, August 1982

[40] Deepak Bordiya and Lalit Bandil, "Comparative Analysis Of Multipliers Serial And Parallel With Radix Based On Booth Algorithm," *International Journal of Engineering Research & Technology*, Vol. 2 Issue 9, September – 2013

[41] Nishat Bano, "VLSI Design of Low Power Booth Multiplier", *International Journal of Scientific & Engineering Research*, Volume 3, Issue 2, February -2012

[42] A.Bellaouar and M.Elmasry, "Low Power Digital VLSI Design: Circuits and Systems", Kluwer Academic Publishers. 1995

[43] Jin-HaoTu and Lan-Da Van, "Power-Efficient Pipelined Reconfigurable Fixed-Width Baugh-Wooley Multipliers" *IEEE Transactions on computers*, vol. 58, No. 10, October 2009

[44] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. New York: Oxford Univ. Press, 2009

[45] S.Shah, A. J. Aj-Khabb, D. AI-Khabb, "Comparison of 32-bit Multipliers for Various Performance Measures" *The 12th International Conference on Microelectronics*, Tehran, Oct. 31- Nov. 2, 2000

[46] K.N.Vijeya Kumar, V.Sumathy, M.Gaytri Devi, S.Tamil selvan, Remya.R.Nair, "Design of Hardware efficient High speed Multiplier Using Modified Ternary logic", *International journal of Procedia Engineering*, Vol.38, pp-2186-2195, 2012

[47] Vishnupriya.A and Sudarmani.R, "Efficient Serial Multiplier Design using Ripple Counters, Kogge-Stone Adder and Full Adder", *International Journal of Computer Applications* (0975 – 8887), Volume 67– No.6, April 2013

[48] Ujjwala V. Chaudhari and Prof A. P. Dhande, "A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL", *International Journal of Science and Research* (IJSR), Volume 4, Issue 6, June 2015

[49] Mayuri Jagnale and Pooja Thakre, "64 Bit Signed Unsigned Multiplier Using VHDL", *International Journal of Innovative and Emerging Research in Engineering*, Volume 2, Issue 5, 2015

[50] C. N.Marimuthu, P. Thangaraj, "Low Power High Performance Multiplier" *International Journal of Programmable Devices, Circuits, and Systems*, Volume 8, Issue 1, December 2008

[51] M. Karlsson, "A generalized carry-save adder array for digital signal processing," *4th IEEE Nordic Signal Processing Symposium*, 2000, pp. 287–290

[52] Kavita and Jasbir Kaur, "Design and Implementation of an Efficient Modified Booth Multiplier using VHDL," *2nd International Conference on Emerging Trends in Engineering and Management*, ICETEM, 2013

[53] Kiatseng Yeo and Kaushik Roy, "Low voltage, Low power VLSI sub system" Tata Mc Graw Hill Publication

[54] Pravinkumar Parate, "ASIC Implementation of 4 Bit Multipliers" IEEE Computer society. ICETET, 2008

[55] Tam Anh Chu, "Booth Multiplier with Low Power High Performance Input Circuitary", US Patent, 6.393.454 B1, May 21, 2002

[56] Jageshwar Prasad Sinha, Anil Kumar sahu, "New efficient redundant radix 4 multiplier design using VHDL," *International Journal of Multidisciplinary Research and Development*, Volume 2, Issue: 5, 258-262 May 2015

[57] Meenali Janveja, Vandana Niranjan, "High performance Wallace tree multiplier using improved adder", ICTACT journal on Microelectronics, April 2017, Volume - 03, Issue – 01, pp. 370 – 374, 2017

[58] S. Rajaram and K. Vanithamani, "Improvement of Wallace Multipliers using Parallel Prefix Adders", *Proceedings of IEEE International Conference on Signal Processing, Communication, Computing and Networking Technologies*, pp. 781-784, 2011

[59] M. J. Rao and S. Dubey, "A High Speed and Area Efficient Booth Recoded Wallace Tree Multiplier for Fast Arithmetic Circuits", *Proceedings of Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics*, pp. 220-223, 2012

[60] S. Murugeswari and S.K. Mohideen, "Design of Area Efficient and Low Power Multipliers using Multiplexer based Full Adder", *Proceedings of 2nd International Conference on Current Trends in Engineering and Technology*, pp. 388-392, 2014

[61] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha and Jin-Gyun Chung, "A Novel Multiplexer based Low-Power Full Adder", *IEEE Transactions on Circuits and Systems*, Vol. 51, No. 7, pp. 345-348, 2004

[62] Kokila Bharti Jaiswal, Nitish Kumar, Pavithra Seshadri and G. Laxminarayan, "Low Power Wallace Tree Multiplier using Modified Full Adder", *Proceedings of 3rd International Conference on Signal Processing, Communication and Networking*, pp. 1-4, 2015

[63] R. S. Waters and E.E. Swartzlander, "A Reduced Complexity Wallace Multiplier Reduction", *IEEE Transactions on Computers*, Vol. 59, No. 8, pp. 1134-1137, 2010

[64] Sandeep Kakde, Shahebaj Khan, Pravin Dakhole and Shailendra Badwaik, "Design of Area and Power Aware Reduced Complexity Wallace Tree Multiplier", *Proceedings of International Conference on Pervasive Computing*, pp. 1-6, 2015.

[65] K. Nakada and M. Fujita, "Edge state in graphene ribbons: Nanometer size effect and edge shape dependence", *Phys. Rev. B*, (Condensed Matter) (1996)

[66] Y. Y. Chen, A. Sangai, M. Gholipour, and D. Chen, "*Graphene nanoribbon field-effect transistors as future low-power devices*", in Proc. IEEE International Symposium on Low Power Electron. Design (ISLPED), pp. 151–156, Sep. 2013.

[67] Tushar V. More and Dr. R.V.Kshirsagar, "*Design of Low Power Column Bypass Multiplier using FPGA*", IEEE, 978- 1-4244-8679, 2011

[68] Economakos C.; Economakos G, "*FPGA implementation of PLC programs using automated high level synthesis tools*", IEEE International Symposium on Industrial Electronics, pp 1908 – 1913, 2008

[69] Economakos C.; Economakos G, "*C-based PLC to FPGA translation and implementation: The effects of coding styles*", 16th International Conference on System Theory, Control and Computing, pp.1-6, 12-14 Oct. 2012

[70] Rashidi, B., Rashidi, B., Pourormazd, M, "*Design and implementation of low power digital FIR filter based on low power multipliers and adders on* Xilinx *FPGA",*3rd International Conference on Electronics Computer Technology, ICECT, April 8-10 2011

[71] Y. N. Rao, GVSP Raju, Penmetsa V KrishnaRaja, "*Simple and Efficient Low Power Parallel Pipelined Vedic Multiplier*", Vol 9, No. 21, IJAER, pp9765-9774, 2013

[72] Shanthala, S., C.P. Raj and S.Y. Kulkarni, "*Design and VLSI implementation of pipelined multiply accumulate unit,*" in the proceeding of 2nd International Conference on Emerging Trends in Engineering and Technology, ICETET, pp: 381-386, 2009

[73] Abdelgawad, "*A Fast Parallel Multiplier-Accumulator Using the Modified Booth Algorithm*", IEEE Transaction on Circuits and Systems-II: Analog and Digital Processing, Vol.47, pp. 902-908, 2013

[74] Abdelgawad, A.; Bayoumi, M., "*High Speed and Area Efficient Multiply Accumulate (MAC) Unit for Digital Signal Processing Applications*", Circuits and Systems, ISCAS 2007, IEEE International Symposium on Signal Processing and Information Technology, vol.1, no.2, pp.3199,3202, 27-30 May 2007

[75] Z. Huang and M. D. Ercegovac, "*High-performance low-power left-to-right array multiplier design*", IEEE Transactions on Computers, vol. 54, no. 3, pp. 272–283, Mar. 2005

[76] Patrick Longa and Ali Miri, "*Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic*", IEEE International Symposium on Signal Processing and Information Technology, pp.249-252, 2006.

[77] Himanshu Bansal, K. G. Sharma, Tripti Sharma, "*Wallace Tree Multiplier Designs: A Performance Comparison Review*", Innovative Systems Design and Engineering, ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol.5, No.5, 2014

[78] Y. W. Son, M. L. Cohen, and S. G. Louie, "Energy gaps in graphene nanoribbons", *Phys. Rev. Lett.* (2006)

[79] O. T. C Chen, S.Wang and Y.W.Wu, "*Minimization of Switching Activities of Partial Products for Designing Low-power Multipliers*", IEEE Trans. On VLSI Systems, Vol. 11, No. 3, pp. 418-433, June 2003

[80] D. Chen, S. Chilstedt, C. Dong, and E. Pop, "What Everyone Needs to Know about Carbon-Based Nanocircuits", *Online Knowledge Center, (DAC)* (2010)

[81] L. Liao, Y.-C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu, K. L. Wang, Y. Huang, and X. Duan, "High-speed graphene transistors with a self-aligned nanowire gate", *Nature* (2010)